

Order

Now



#### Support & Community Software



SLOS094G-NOVEMBER 1970-REVISED JANUARY 2018

# µA741 General-Purpose Operational Amplifiers

Technical

Documents

#### Features 1

- Short-Circuit Protection
- Offset-Voltage Null Capability
- Large Common-Mode and Differential Voltage Ranges
- No Frequency Compensation Required
- No Latch-Up

#### Applications 2

- **DVD** Recorders and Players
- **Pro Audio Mixers**

### 3 Description

Tools &

The µA741 device is a general-purpose operational amplifier featuring offset-voltage null capability.

The high common-mode input voltage range and the absence of latch-up make the amplifier ideal for device voltage-follower applications. The is short-circuit protected and the internal frequency compensation ensures stability without external components. A low-value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 12.

The µA741C device is characterized for operation from 0°C to 70°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
μA741CD	SOIC (8)	4.90 mm × 3.91 mm
μA741CP	PDIP (8)	9.81 mm × 6.35 mm
µA741CPS	SO (8)	6.20 mm × 5.30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Simplified Schematic**





TRUMENTS

www.ti.com

XAS

## **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configurations and Functions 4
6	Spe	cifications5
	6.1	Absolute Maximum Ratings 5
	6.2	Recommended Operating Conditions
	6.3	Thermal Information 5
	6.4	Electrical Characteristics: µA741C 6
	6.5	Electrical Characteristics: µA741Y7
	6.6	Switching Characteristics: µA741C7
	6.7	Switching Characteristics: µA741Y7
	6.8	Typical Characteristics 8
7	Deta	ailed Description 10
	7.1	Overview 10
	7.2	Functional Block Diagram 10

## 4 Revision History

#### Changes from Revision F (May 2017) to Revision G Page

#### Changes from Revision E (January 2015) to Revision F

•	Updated data sheet text to the latest documentation and translation standards	1
•	Deleted text regarding µA741M device (obsolete package) from <i>Description</i> section	1
•	Added µA741CD, µA741CP, and µA741CPS devices to Device Information table	1
•	Deleted µA741x device from Device Information table	1
•	Updated pinout diagrams and Pin Functions tables in the Pin Configurations and Functions section	4
•	Deleted µA741M pinout drawings information from Pin Configurations and Functions section	4
•	Deleted Electrical Characteristics: µA741M table from Specifications section	5
•	Added operating junction temperature (T <sub>J</sub> ) and values to Absolute Maximum Ratings table	5
•	Deleted text regarding µA741M from Absolute Maximum Ratings table	5
•	Deleted text regarding µA741M device from Recommended Operating Conditions table	5
•	Deleted Dissipation Ratings table	5
•	Added Thermal Information table and values	
•	Deleted µA741M in Switching Characteristics table	7
•	Correct typo in Figure 1	8
•	Deleted text regarding µA741M device from Detailed Description section	10
•	Updated text in Overview section	10
•	Added 2017 copyright to Functional Block Diagram	
•	Added caption to Figure 11 in Device Functional Modes section	11
•	Changed pins 1 and 5 from "NC" to "Offset N1" and "Offset N2" in Figure 18	15

	7.3	Feature Description	10
	7.4	Device Functional Modes	11
	7.5	µA741Y Chip Information	11
8	Арр	lication and Implementation	12
	8.1	Application Information	12
	8.2	Typical Application	12
9	Pow	er Supply Recommendations	14
10	Lay	out	14
	10.1	Layout Guidelines	14
	10.2	Layout Example	14
11	Dev	ice and Documentation Support	16
	11.1	Receiving Notification of Documentation Updates	16
	11.2	Trademarks	16
	11.3	Electrostatic Discharge Caution	16
	11.4	Glossary	16
12	Mec	hanical, Packaging, and Orderable	
	Info	mation	16

Page



С	hanges from Revision D (February 2014) to Revision E	Page
•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Moved Typical Characteristics into Specifications section.	8
С	hanges from Revision C (January 2014) to Revision D	Page
•	Fixed Typical Characteristics graphs to remove extra lines.	8
С	hanges from Revision B (September 2000) to Revision C	Page
•	Updated document to new TI data sheet format - no specification changes.	
•	Deleted Ordering Information table.	

TEXAS INSTRUMENTS

www.ti.com

## 5 Pin Configurations and Functions



NC- no internal connection

#### **Pin Functions**

P	PIN //O		DESCRIPTION		
NAME NO.		10			
IN+	3	I	Noninverting input		
IN–	2	I	Inverting input		
NC	8	—	No internal connection		
OFFSET N1	1	I	External input offset voltage adjustment		
OFFSET N2	5	I	External input offset voltage adjustment		
OUT	6	0	Output		
VCC+	7	_	Positive supply		
VCC-	4	_	Negative supply		



### 6 Specifications

### 6.1 Absolute Maximum Ratings

over virtual junction temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT		
Supply voltage, V <sub>CC</sub> <sup>(2)</sup>	μA741C		-18	18	V		
Differential input voltage, V <sub>ID</sub> <sup>(3)</sup>	μA741C		-15	15	V		
Input voltage, V <sub>I</sub> (any input) <sup>(2)(4)</sup>	μA741C		_15	15	V		
Voltage between offset null (either OFFSET N1 or OFFSET N2) and $V_{\text{CC}-}$	μA741C		-15	15	V		
Duration of output short circuit <sup>(5)</sup>	ation of output short circuit <sup>(5)</sup>			Unlimited			
Continuous total power dissipation			See Thermal Information				
Case temperature for 60 seconds		µA741C	N/A	N/A	°C		
Lead temperature 1.6 mm (1/16 inch) from case for 60 s	econds	µA741C	N/A	N/A	°C		
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D, P, or PS package	µA741C		260	°C		
Operating junction temperature, $T_J$			150	°C			
Storage temperature range, T <sub>sta</sub>		µA741C	-65	150	°C		

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, unless otherwise noted, are with respect to the midpoint between  $V_{CC+}$  and  $V_{CC-}$ .

(3) Differential voltages are at IN+ with respect to IN -.

(4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

(5) The output may be shorted to ground or either power supply.

### 6.2 Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{CC^+}$	- Supply voltage		5	15	V
$V_{CC-}$	<ul> <li>Supply voltage</li> </ul>		-5	-15	v
T <sub>A</sub>	Operating free-air temperature	μA741C	0	70	°C

#### 6.3 Thermal Information

		μΑ741				
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	P (PDIP)	PS (SO)	UNIT	
		8 PINS	8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	129.2	87.4	119.7	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	73.6	89.3	66	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	72.4	64.4	70	°C/W	
ΨJT	Junction-to-top characterization parameter	25.9	49.8	27.2	°C/W	
Ψјв	Junction-to-board characterization parameter	71.7	64.1	69	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

STRUMENTS

EXAS

## 6.4 Electrical Characteristics: μA741C

at specified virtual junction temperature, V<sub>CC±</sub> = ±15 V (unless otherwise noted)

	PARAMETER	TEST CC	ONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
N/	1	N/ - 0	25°C		1	6		
V <sub>IO</sub>	Input offset voltage	$V_0 = 0$	Full range			7.5	mV	
$\Delta V_{IO(adj)}$	Offset voltage adjust range	V <sub>O</sub> = 0	25°C		±15		mV	
	Input offect ourrent	$V_{\rm O} = 0$	25°C		20	200	nA	
I <sub>IO</sub>	Input offset current	V <sub>O</sub> = 0	Full range			300	nA	
	Input bias current	$V_{\Omega} = 0$	25°C		80	500	nA	
I <sub>IB</sub>	Input bias current	V <sub>O</sub> = 0	Full range			800	nA	
V	Common-mode input voltage range	25°C		±12	±13		V	
V <sub>ICR</sub>	Common-mode input voltage range	Full range		±12			v	
		R <sub>L</sub> = 10 kΩ	25°C	±12	±14			
M	Maniana ang kantantan kana ani an	R <sub>L</sub> ≥ 10 kΩ	Full range	±12	_		V	
V <sub>OM</sub>	Maximum peak output voltage swing	R <sub>L</sub> = 2 kΩ	25°C	±10				
		R <sub>L</sub> ≥ 2 kΩ	Full range	±10				
•	Large-signal differential voltage	R <sub>L</sub> ≥ 2 kΩ	25°C	20	200			
A <sub>VD</sub>	amplification	V <sub>O</sub> = ±10 V	Full range	15			V/mV	
r <sub>i</sub>	Input resistance	25°C	L	0.3	2		MΩ	
r <sub>o</sub>	Output resistance	V <sub>O</sub> = 0; see <sup>(2)</sup>	25°C		75		Ω	
Ci	Input capacitance	25°C			1.4		pF	
			25°C	70	90			
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = V <sub>ICRmin</sub>	Full range	70			dB	
1.			25°C		30	150		
k <sub>svs</sub>	Supply voltage sensitivity $(\Delta V_{IO}/\Delta V_{CC})$	$V_{CC} = \pm 9 V$ to $\pm 15 V$	Full range			150 <sup>µ</sup>	μV/V	
l <sub>os</sub>	Short-circuit output current	25°C			±25	±40	mA	
1	Supply ourrent	$V_{\rm c} = 0$ ; pollogd	25°C		1.7	2.8		
l <sub>CC</sub>	Supply current	V <sub>O</sub> = 0; no load	Full range			3.3 m.	mA	
D	Total neuron dissinction	V = 0, palaad	25°C		50	85		
P <sub>D</sub>	Total power dissipation	$V_0 = 0$ ; no load	Full range			100	mW	

 All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for the μA741C is 0°C to 70°C.

(2) This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.



### 6.5 Electrical Characteristics: µA741Y

at specified virtual junction temperature,  $V_{CC\pm} = \pm 15 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS <sup>(2)</sup>	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	V <sub>0</sub> = 0		1	5	mV
$\Delta V_{IO(adj)}$	Offset voltage adjust range	$V_{O} = 0$		±15		mV
I <sub>IO</sub>	Input offset current	V <sub>0</sub> = 0		20	200	nA
I <sub>IB</sub>	Input bias current	$V_{O} = 0$		80	500	nA
VICR	Common-mode input voltage range		±12	±13		V
M		R <sub>L</sub> = 10 kΩ	±12	±14		
V <sub>OM</sub>	Maximum peak output voltage swing	$R_L = 2 k\Omega$	±10	±13		V
A <sub>VD</sub>	Large-signal differential voltage amplification	$R_L \ge 2 k\Omega$	20	200		V/mV
r <sub>i</sub>	Input resistance		0.3	2		MΩ
r <sub>o</sub>	Output resistance	$V_0 = 0; see^{(1)}$		75		Ω
Ci	Input capacitance			1.4		pF
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = V <sub>ICRmin</sub>	70	90		dB
k <sub>SVS</sub>	Supply voltage sensitivity ( $\Delta V_{IO}/\Delta V_{CC}$ )	$V_{CC} = \pm 9 \vee \text{to } \pm 15 \vee$		30	150	μV/V
l <sub>os</sub>	Short-circuit output current			±25	±40	mA
I <sub>CC</sub>	Supply current	V <sub>O</sub> = 0; no load		1.7	2.8	mA
P <sub>D</sub>	Total power dissipation	V <sub>O</sub> = 0; no load		50	85	mW

(1) This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

(2) All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified.

### 6.6 Switching Characteristics: µA741C

over operating free-air temperature range,  $V_{CC\pm}$  = ±15 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Rise time	$V_{\rm I}$ = 20 mV, R <sub>L</sub> = 2 k $\Omega$		0.3		μs
	Overshoot factor	C <sub>L</sub> = 100 pF; see Figure 1		5%		
SR	Slew rate at unity gain	$V_I = 10 V, R_L = 2 k\Omega$ $C_L = 100 pF;$ see Figure 1		0.5		V/µs

### 6.7 Switching Characteristics: µA741Y

over operating free-air temperature range,  $V_{CC\pm} = \pm 15 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP I	ΛAX	UNIT
t <sub>r</sub>	Rise time	$V_I = 20 \text{ mV}, R_L = 2 \text{ k}\Omega$ $C_L = 100 \text{ pF}; \text{ see Figure 1}$		0.3		μs
	Overshoot factor			5%		
SR	Slew rate at unity gain	$V_I = 10 V, R_L = 2 k\Omega$ $C_L = 100 pF; see Figure 1$		0.5		V/µs

uA741 SLOS094G-NOVEMBER 1970-REVISED JANUARY 2018

#### 6.8 Typical Characteristics

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TEST CIRCUIT Figure 1. Rise Time, Overshoot, and Slew Rate





#### **Typical Characteristics (continued)**

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.





### 7 Detailed Description

#### 7.1 Overview

The  $\mu$ A741 has been a popular operational amplifier for over four decades. Typical open loop gain is 106 dB while driving a 2000- $\Omega$  load. Short circuit tolerance, offset voltage trimming, and unity-gain stability makes the  $\mu$ A741 useful for many applications.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Offset-Voltage Null Capability

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain betas ( $\beta$ ), collector or emitter resistors and so forth. The input offset pins allow the designer to adjust for mismatches caused by external circuitry. See *Application and Implementation* for more details on design techniques.



#### Feature Description (continued)

#### 7.3.2 Slew Rate

The slew rate is the rate at which an operational amplifier can change an output when there is a change on the input. The  $\mu$ A741 device has a 0.5-V/ $\mu$ s slew rate. Parameters that vary significantly with operating voltages or temperature are shown in *Typical Characteristics*.

#### 7.4 Device Functional Modes

The µA741 device is powered on when the power supply is connected. The device can operate as a single-supply or dual-supply operational amplifier depending on the application.

### 7.5 µA741Y Chip Information

When properly assembled, this chip displays characteristics similar to the  $\mu$ A741C device. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips can be mounted with conductive epoxy or a gold-silicon preform.



Figure 11. Bonding Pad Assignments

TEXAS INSTRUMENTS

www.ti.com

### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, currentgain betas ( $\beta$ ), collector or emitter resistors and so forth. The input offset pins allow the designer to adjust for mismatches resulting from external circuitry. These input mismatches can be adjusted by placing resistors or a potentiometer between the inputs as shown in Figure 12. A potentiometer can fine-tune the circuit during testing or for applications which require precision offset control. For more information about designing using the input-offset pins, see *Nulling Input Offset Voltage of Operational Amplifiers*.



Figure 12. Input Offset Voltage Null Circuit

#### 8.2 Typical Application

The voltage follower configuration of the operational amplifier is used for applications where a weak signal drives a relatively high current load. This circuit is also called a buffer amplifier or unity-gain amplifier. The inputs of an operational amplifier have a very high resistance which puts a negligible current load on the voltage source. The output resistance of the operational amplifier is almost negligible, so the resistance can provide as much current as necessary to the output load.



Figure 13. Voltage Follower Schematic



#### **Typical Application (continued)**

#### 8.2.1 Design Requirements

- Output range from 2 V to 11.5 V
- Input range from 2 V to 11.5 V
- Resistive feedback to negative input

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Output Voltage Swing

The output voltage of an operational amplifier is limited by the internal circuitry to some level below the supply rails. For this amplifier, the output voltage swing is within  $\pm 12$  V, which accommodates the input and output voltage requirements.

#### 8.2.2.2 Supply and Input Voltage

For correct operation of the amplifier, neither input must be higher than the recommended positive supply rail voltage or lower than the recommended negative supply rail voltage. The selected amplifier must be able to operate at the supply voltage that accommodates the inputs. Because the input for this application goes up to 11.5 V, the supply voltage must be 12 V. Using a negative voltage on the lower rail rather than ground allows the amplifier to maintain linearity for inputs below 2 V.

#### 8.2.3 Application Curves for Output Characteristics



13



#### 9 **Power Supply Recommendations**

The  $\mu$ A741 device is specified for operation from ±5 to ±15 V; many specifications apply from 0°C to 70°C. *Typical Characteristics* presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

Place  $0.1-\mu F$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout Guidelines*.

#### CAUTION

Supply voltages larger than ±18 V can permanently damage the device (see *Absolute Maximum Ratings*).

### 10 Layout

#### **10.1 Layout Guidelines**

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Bypass capacitors reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see *Circuit Board Layout Techniques*.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close as possible to the device. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in *Layout Example*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

#### **10.2 Layout Example**



Figure 17. Operational Amplifier Schematic for Noninverting Configuration



### Layout Example (continued)



Figure 18. Operational Amplifier Board Layout for Noninverting Configuration

#### TEXAS INSTRUMENTS

www.ti.com

## **11 Device and Documentation Support**

## 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.2 Trademarks

All trademarks are the property of their respective owners.

#### **11.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.